Computer Organization & Architecture MCQ [ Set - 17 ] | Computer Organization and Architecture Mcq for Gate

 

Table of Content (toc)

1. In half subtractor borrow is obtained by (for inputs A & B)

A) AB
B) A’B
C)  A’B’
D) None of these

ANSWER= (B) None of these

 

2.The amount of time required to read a block of data from a disk into memory is composed of seek time, rotational latency, and transfer time. Rotational latency refers to ______.

A) the time its takes for the platter to make a full rotation
B) the time it takes for the read-write head to move into position over the appropriate track
C) the time it takes for the platter to rotate the correct sector under the head
D) none of the above

ANSWER= (A) the time its takes for the platter to make a full rotation

 

3. CP/M

A)  Was initially designed to be used by non-programmers
B) Became the standard programming language for personal computers
C) Is used to control a keyboard, CRT screen, and disks
D)  Both (a) and (b)

ANSWER= (C) Is used to control a keyboard, CRT screen, and disks

 

4. The access time is maximum in

A) Cache memory
B) Register
C) RAM
D) Hard disk drive

ANSWER= (D) Hard disk drive

 

5. The transmission on the asynchronous BUS is also called            

A) Switch mode transmission
B) Variable transfer
C) Bulk transfer
D) Hand-Shake transmission

ANSWER= (D) Hand-Shake transmission

 

6. 1. ___ is systems with multiple CPUs, which are capable of independently executing different tasks in parallel.

    2. In this category every processor and memory module has a similar access time.

A) Multiprocessor, UMA
B) UMA, Microprocessor
C) Microprocessor, Multiprocessor
D) UMA, NUMA

ANSWER= (A)  Multiprocessor, UMA

 

7. Explicit vector instructions were introduced with the appearance of ___.

A)  Processors
B)  Micro processor
C) Intel processors
D)  Vector processors

ANSWER= (B)  Micro processor

 

8. The chip can be disabled or cut off from an external connection using              

A) Chip select
B) LOCK
C) ACPT
D) RESET

ANSWER= (A) Chip select

 

9. The sum of two hexadecimal numbers 23D and 9AA gives the hexadecimal number

A) AF7
B) BF6
C) BE7
D)  BE5

ANSWER= (C) BE7

 

10.Giga is 2 to the power of -

A) 9
B) 20
C) 30
D) 40

ANSWER= (A) Types 2nd options

 

11.The information available in a state table may be represented graphically in a

A)  simple diagram.
B) state diagram.
C) complex diagram.
D) data flow diagram.

ANSWER= (B)  state diagram.

 

12. RAM is _______ and ______

A) Volatile, permanent
B) Nonvolatile, temporary
C) Nonvolatile, permanent
D) Volatile, temporary

ANSWER= (D) Volatile, temporary

 

13. Which of the following register is loaded with the contents of the memory location pointed E the PC 

A) Memory address registers
B) Memory data registers
C) Instruction register
D)  Program counter

ANSWER= (A) Memory address registers

 

14. ROM tells the computer to

A) Start up the operating system
B)  Connect to the hardware
C)  Turn on
D) Pass on data to the RAM

ANSWER= (A) Start up the operating system

 

15. The instruction ‘ORG O’ is a______.

A) Machine Instruction.
B) Pseudo instruction.
C) High level instruction.
D) Memory instruction.

ANSWER= (B) Pseudo instruction.

 

16. Which of the following comment about the program counter is true?

A) It is used to count the number of instructions
B)  It is a cell in ROM
C) During execution of the current instruction, its content changes
D)  None of the above

ANSWER= (C) During execution of the current instruction, its content changes

 

17. In computers, subtraction is carried out generally by____.

A) 1's complement method
B) 2's complement method
C) signed magnitude method
D)  BCD subtraction method

ANSWER= (B)  2's complement method

 

18. Which of the following is a unit of measurement with computer systems

A) Byte
B)  Megabyte
C)  Kilobyte
D) All of the above

ANSWER= (D) All of the above

 

19. The speed imbalance between memory access & CPU operation can be reduced by 

A)  cache memory
B) memory interleaving
C) reducing memory size
D) none of these

ANSWER= (A) (a) & (b)

 

20.Let X and Y be the input and Z be the output of the XOR gate, the value of the Z is given by :

A) X+Y
B)  X.Y
C)  (X.Y)’
D)  X’.Y + X.Y’

ANSWER= (D) X’.Y + X.Y’

 

21. The addressing mode used in an instruction of the form ADD X Y, is _____.

A) Absolute
B)  indirect
C)  index
D) none of these

ANSWER= (C) index

 

22. The sequence of events that happen during a typical fetch operation is

A) PC → MDR→ Memory → IR 
B) PCMAR-MEMORY MDR→IR
C) PC MEMORY IR 
D)  MAR MDR - IR

ANSWER= (B)  PCMAR-MEMORY MDR→IR

 

23. Punched-card equipment was first introduced in Britain in 1904 by a small company. What was the name of that company?

A) Accounting & Tabulating Corporation of Great Britain
B) International Business Machines (IBM)
C) Tabulator Machine company
D) The Tabulator Ltd.

ANSWER= (D) The Tabulator Ltd.

 

24. Negative numbers cannot be represented in

A) Sign-magnitude form 
B) 1's complemented form
C) 2's complemented form
D) none of these

ANSWER= (A) Types 2nd options

 

25. _____ recognition can now open the computer world to those who may have been restricted due to a physical handicap.

A) Speech
B) Output
C) Vision
D) Both a and b

ANSWER= (A) Speech

 

26.  ___ is the logical structure of a computer’s Random-Access Memory (RAM).

A)  Memory addressing
B) Operation field
C) Address field
D)  Addressing mode

ANSWER= (A) Memory addressing

 

27. The addressing mode used in an instruction of the form ADD X, Y is

A) absolute register 
B) immediate
C) indirect
D) index

ANSWER= (D) index

 

28.  ___ is faster storage of copies of programs & data, which are ready for execution. The Cache is used to close up the speed gap between the Main memory and the ___.

A)  Cache Memory, CPU
B) CPU, Cache Memory
C) Primary Memory, Cache Memory
D) None of these

ANSWER= (A) Cache Memory, CPU

 

29. Which of the following register is used in the control unit of the CPU to indicate the next instruction which is to be executed ?

A)  Accumulator
B) Index register
C)  Instruction decoder
D) Program counter

ANSWER= (D)  Program counter

 

30. The exponent of a floating point number is represented in excess-N code (biased) so that

A)  the dynamic range is large 
B) the precision is high
C)  the smallest number is represented by all zéroes
D) overflow is avoided

ANSWER= (D) overflow is avoided

Previous(demo)                                                                                                                        Next(demo)

                                                                                                                                            

Computer Organization & Architecture MCQ  Set -1(link)

Computer Organization & Architecture MCQ  Set -2(link)

Computer Organization & Architecture MCQ Set -3(link)

Computer Organization & Architecture MCQ Set -4(link)

Computer Organization & Architecture MCQ Set -5(link)

Computer Organization & Architecture MCQ  Set -6(link)

Computer Organization & Architecture MCQ  Set -7(link)

Computer Organization & Architecture MCQ  Set -8(link)

Computer Organization & Architecture MCQ  Set 9(link)

Computer Organization & Architecture MCQ  Set -10(link)

Computer Organization & Architecture MCQ  Set -11(link)

Computer Organization & Architecture MCQ  Set -12(link)

Computer Organization & Architecture MCQ  Set -13(link)

Computer Organization & Architecture MCQ  Set -14(link)

Computer Organization & Architecture MCQ  Set -15(link)

Computer Organization & Architecture MCQ  Set -16(link)

Computer Organization & Architecture MCQ  Set -17(link)

Computer Organization & Architecture MCQ  Set -18(link)

Computer Organization & Architecture MCQ  Set -19(link)

Computer Organization & Architecture MCQ  Set -20(link)

Friends if you like this post,kindly comment bellow and do share your responce.Thank You for Visiting.