Computer Organization & Architecture MCQ [ Set - 6 ] | Computer Architecture and Organization mcqs

 

 Table of Content (toc)

1. The output that is obtained, on the screen is called as

A) VDU
B)  Hard copy
C) Soft copy
D)  None of the above

ANSWER= (C) Soft copy

 

2. When performing a looping operation, the instruction gets stored in the

A) Register
B) Cache
C) System heap
D) System stack

ANSWER= (B) Cache

 

3. Logic X-OR operation of (4ACO)H& (B53F)H results _____.

A)  AACB
B)  0000
C) FFFF
D) ABCD

ANSWER= (C) FFFF

 

4. If the main memory is of 8K bytes and the cache memory is of 2K words. Ituses associative mapping. Then each word of cache memory shall be_____.

A) 11 bits
B)  21 bits
C)  16 bits
D)  20 bits

ANSWER= (C)  16 bits

 

5. In case of zero-addressinstruction method the operands are stored in 

A) Registers
B) Accumulators
C) Stack
D) Cache

ANSWER= (C)  Stack

 

6. Cache memory acts between_______.

A) CPU and RAM
B) RAM and ROM
C) CPU and Hard Disk
D) None of these

ANSWER= (A) CPU and RAM

 

7. Which generation of computers is converted by the period 1964-77?

A)  First
B) Second
C)  Third
D) Fourth

ANSWER= (C) Third

 

8. What was the name of the first personal computer electronic spreadsheet software package which becomes a smash hit as soon as it was introduced in 1978?

A) Word star
B) Lotus 1-2-3
C) VisiCalc
D) Excel

ANSWER= (C) VisiCalc

 

9. The addressing mode(s), which uses the PC instead of a general purpose register is 

A) Indexed with offset
B) Relative
C) Direct
D)  Both (a) and (b)

ANSWER= (B) Relative

 

10. How many memory locations can be addressed by a 32-bit computer?

A) 64 KB
B) 32 KB
C) 4 GB
D) 4 MB

ANSWER= (A) 64 KB

 

11. Consider the following statements with respect to I/O performance measures:

1. Throughput is the average number of tasks completed by the server over a period of time.

2. The two most common measures of I/O performance, used currently, are throughput and response time.

State True or False:

A)  1- True, 2- True
B) 1- False, 2- False
C) 1- True, 2- False
D) 1- False, 2- True

ANSWER= (C) 1- True, 2- False

 

12. The addressing mode of an instruction is resolved by

A) ALU
B) DMA Controller
C) CU
D) Program

ANSWER= (B) DMA Controller

 

13. Assembly language

A) uses alphabetic codes in place of binary numbers used in machine language
B) is the easiest language to write programs
C) need not be translated into machine language
D) None of these

ANSWER= (A) uses alphabetic codes in place of binary numbers used in machine language

 

14. What can be used to store one or more bits of data, which can accept and/or transfer information serially ?

A) Parallel registers
B) Shift registers
C) Counters
D) None of these

ANSWER= (B) Shift registers

 

15. A typical modern computer uses

A)  LSI chip
B) VLSI chip
C) valves
D) all

ANSWER= (B) VLSI chip

 

16. In computers, subtraction is generally carried out by

A) 9’s complement
B) 10’s complement
C) 1’s complement
D) 2’s complement

ANSWER= (D) 2’s complement

 

17. The basic circuit of ECL supports the

A) NAND logic
B) NOR logic
C) EX-OR logic
D) OR-NOR logic

ANSWER= (D) OR-NOR logic

 

18. The three main components of a digital computer system are

A) Memory, IO, DMA
B) ALU, CPU, Memory
C) Control Unit, ALU, Register
D) CPU, Memory,IO

ANSWER= (C) Control Unit, ALU, Register

 

19. The main advantages of CMOS as compared to TTL are

A) Higher speed operation with low power consumption
B) Higher power consumption with high fan out
C) Lower power consumption with low fan out
D) Lower power consumption and better noise margins

ANSWER= (D) Lower power consumption and better noise margins

 

20. A _____ is small piece of data that is derived from the words “binary digitâ .

A)  mega byte
B) byte
C)  bit
D)  kilo byte

ANSWER= (C)  bit

 

21. ___ is used to reduce cache hit time.

A) Pseudo-associative caches
B)  Avoiding address translation during cache indexing
C) Early restart and critical word first
D) Giving priority to read misses overwrites

ANSWER= (B) Avoiding address translation during cache indexing

 

22. can be represented in a signed magnitude format and in a 1’s complement format as

A) 111011 & 100100
B) 100100 & 111011
C) 011011 & 100100
D) 100100 & 011011

ANSWER= (A) 111011 & 100100

 

23.The register used as a working area in CPU is

A) program counter
B)  instruction register
C) instruction decoder
D)  accumulator

ANSWER= (D)  accumulator

 

24. Processors of all computers, whether micro, mini or mainframe must have 

A) ALU 
B) Primary Storage
C) Control unit
D)  All of these

ANSWER= (D)  All of these

 

25. In the indirect address mode

A)  the effective address is equal to the address part of the instruction
B) the content of the program counter is added to address part of the instruction
C) a memory is addressed by a register
D) address in the instruction points to location of the effective address.

ANSWER= (C) a memory is addressed by a register

 

26. A disk’s content that is recorded at the time a manufacture and that changed or erased by the user is

A) Run-only
B) Read-only
C) Write-only
D) Memory-only

ANSWER= (B) Read-only

 

27.The ascending order or a data Hierarchy is - 

A) bit-bytes-fields-record-file-database 
B) bit-bytes-record-field-file-database: 
C) bytes-bit-field-record-file-database 
D) bytes-bit-record-field-file-database

ANSWER= (A) bit-bytes-fields-record-file-database 

 

28. The most relevant addressing mode to write position-independent codes is

A) direct mode
B) indirect mode
C) relative mode
D)  indexed mode

ANSWER= (A) direct mode

 

29. Subtractor can be implemented using -

A)  adder 
B)  complementer
C) both (a) and (b) 
D)none of these

ANSWER= (A) adder 

 

30. In IBM’s S360/370 systems lines are used toselect the I/O devices.

A)  SCAN in and out
B) Connect
C)  Search
D) Peripheral

ANSWER= (A) SCAN in and out

Previous(demo)                                                                                                                        Next(demo)

                                                                                                                                            

Computer Organization & Architecture MCQ  Set -1(link)

Computer Organization & Architecture MCQ  Set -2(link)

Computer Organization & Architecture MCQ Set -3(link)

Computer Organization & Architecture MCQ Set -4(link)

Computer Organization & Architecture MCQ Set -5(link)

Computer Organization & Architecture MCQ  Set -6(link)

Computer Organization & Architecture MCQ  Set -7(link)

Computer Organization & Architecture MCQ  Set -8(link)

Computer Organization & Architecture MCQ  Set 9(link)

Computer Organization & Architecture MCQ  Set -10(link)

Computer Organization & Architecture MCQ  Set -11(link)

Computer Organization & Architecture MCQ  Set -12(link)

Computer Organization & Architecture MCQ  Set -13(link)

Computer Organization & Architecture MCQ  Set -14(link)

Computer Organization & Architecture MCQ  Set -15(link)

Computer Organization & Architecture MCQ  Set -16(link)

Computer Organization & Architecture MCQ  Set -17(link)

Computer Organization & Architecture MCQ  Set -18(link)

Computer Organization & Architecture MCQ  Set -19(link)

Computer Organization & Architecture MCQ  Set -20(link)

Friends if you like this post,kindly comment bellow and do share your responce.Thank You for Visiting.